DCD-SEMI, celebrating our 15th anniversary in 2014, introduced the DF6811E IP Core. It aims at IoT sensors and beacons, but thanks to its binary compatibility with the Motorola’s 68HC11, it can be implemented in barcode readers, hotel card key writers, robotics, and various embedded systems.
The DF6811E is a redefined 8-bit MCU IP Core, with highly sophisticated, on-chip peripheral capabilities. Even though it is binary-compatible with the industry standard Motorola 68HC11 8-bit microcontroller, DCD’s IP Core has an improved FAST architecture. Thanks to it, it is approximately 4 times faster when compared to the original implementation. In the standard configuration, the core has integrated on-chip, major peripheral functions in one of below configurations:
The DF6811E implements two serial interfaces: an asynchronous serial communications interface (SCI) and a separate synchronous serial peripheral interface (SPI). The main 16-bit, free-running timer system has three input capture lines, five output-compare lines and a real-time interrupt function. An 8-bit pulse accumulator subsystem can count external events or measure external periods. – Our Core offers also enhanced security by implementing self-monitoring circuitry included on-chip and the Computer Operating Properly (COP) watchdog system to protect against software failures – explains Jacek Hanke, DCD’s CEO. An illegal opcode detection circuit, provides a non-maskable interrupt, if illegal opcode is detected. Two software-controlled power-saving modes – WAIT and STOP, are available to conserve additional power.
The DF6811E Microcontroller Core can be equipped with the ADC Controller, which allows using an external ADC Controller with standard ADC software. The ADC Controller makes external ADC’s visible as internal ADCs in original 68HC11E Microcontrollers. The DF6811E has built-in real time, on-chip hardware debugger – DoCDTM, which enable easy software debugging and validation.
The DF6811E is a silicon proven and fully customizable solution. DCD delivers it in the exact configu-ration, which allows the licensee to save his time and money (there’s no need to pay extra, for not used features and wasted silicon). The package includes also fully automated test bench with complete set of tests to validate it at each stage of SoC design flow.